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Abstract—The reliability of electroless Ni(P) under-bump metal-
lization (UBM) was evaluated via temperature cycling and solder
bump shear strength tests. Commercial diodes and dummy dies
fabricated in-house were used as substrates for the electroless Ni(P)
UBM deposition. Solder bumps were formed after reflowing eu-
tectic 63Sn37Pb solder foils over the Ni(P) UBM. The solder bump
shear strength was measured before and after different temper-
ature cycling. The results from this study showed that the UBM
thickness and dimension had important effects on the solder bump
shear strength and reliability. Both the larger UBM dimension and
larger UBM thickness tended to induce higher stress in the UBM,
which resulted in the lower solder bump shear strength and lower
temperature cycling reliability. A better UBM structure solution
for high current electronic packaging application is indicated in
this paper.
Index Terms—Electroless Ni(P) deposition, electronic pack-
aging, reliability, shear strength test, solder bump, thermal
cycling, under-bump metallization (UBM).
I. INTRODUCTION
WITH the trend towards higher power and lower voltage,the current levels passing through interconnections is ex-
pected to rise [1] and thermal dissipation of the device is ex-
pected to increase dramatically as a result of the high resistance
of wire-bonding interconnection. This will lower the power effi-
ciency of embedded devices, and increase the device operation
temperature, leading to a decrease in device reliability. Thus,
more efficient and expensive thermal management solutions will
be required. This will result in higher cost and lower packaging
density.
Unlike wire-bonding, solder bump interconnection has
shorter connections and much lower resistance and inductance,
and consequently the switching frequency of devices can be
improved. It is suitable for 3-D packaging, thus high-density
packaging is easily obtained, which opens up the possibility
of smaller and lighter devices. Some manufacturers have al-
ready adopted this technique for power packaging at lower
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power levels ( 10 W) [2]. Recently, Tyndall has succeeded
in introducing solder bump interconnections for a 4.2-kW
dc–dc converter for automotive applications with a much better
thermal performance than the corresponding wire-bonding
packaging [3].
As indicated above, the current carrying requirements for
solder interconnects in the future are projected to significantly
increase, consequently electromigration may become a serious
reliability issue for the solder bump interconnections [4], [5].
Electromigration failure has been extensively studied for Al
and Cu based interconnections in integrated circuits, though
it is only in the last few years that electromigration failure
in solder bump interconnection attracted the attention of re-
searchers [4]. In the 2000 International Technology Roadmap
for Semiconductors (ITRS) the current density limitation
for electromigration failure is set to about 2.6 10 A/cm
at 100 C for 100 000 MTTF (mean time to failure) for eu-
tectic SnPb solder. The operational current density is close to
2.6 10 A/cm or higher for an ambient temperature of 25 C
or a case temperature of 70 C for some power devices [6].
Current density will decrease if one increases the overall
solder bump cross-sectional size, thus electromigration failure
in solder bump interconnection can be mitigated. As the solder
bump provides an effective route for thermal dissipation, in-
creasing the solder bump cross-section size is also useful for
reducing the junction temperature. The overall solder bump
cross-section size increase can be achieved through using
either single larger or multiple smaller solder bumps. The first
solution is simpler in structure and easier to achieve.
A UBM is usually necessary for achieving reliable solder
bump interconnection. There are quite a few metals and metal
sandwich combinations which can be used as the UBM [7].
Among them, the electroless nickel phosphorous [Ni(P)] UBM
is becoming popular. Its effective and selective deposition fea-
tures render it an attractive UBM preparation process [8]–[11].
Electroless Ni(P) plating plus solder paste printing and re-
flowing is the most economical solution for UBM and solder
bumping. This process and the corresponding reliability issues
have been the focus of recent research [7], [12]–[14].
In addition to the intrinsic stress introduced in the electroless
plating process [15], the thermal expansion coefficient (TEC)
mismatch between Ni(P) UBM and the underlying materials in-
troduces thermomechanical stress in the Ni(P) UBM. Excessive
stress will induce premature solder bump failure or long-term
interconnection reliability issues. The bond pad dimension of
power chips such as the commercial IXYS diodes utilized in
this study can be as large as 1.45 mm 1.45 mm or even larger
[16]. Information about the feasibility of such UBM stuructures
on large bond pads is useful for the development of solder bump
interconnection for power packaging.
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TABLE I
SAMPLE PREPARATION CONDITIONS AND RELATED INFORMATION
TABLE II
MEASURED UBM THICKNESS AND SURFACE
ROUGHNESS FOR THE DIFFERENT SAMPLES
In this study, the reliability of the Ni(P) UBM with two dif-
ferent pad dimensions were assessed with air to air thermal cy-
cling and solder bump shear strength. Valuable information was
obtained for further solder bump structure optimization.
II. EXPERIMENTS
The aluminium bond pads used in this study were
1.45 mm 1.45 mm (for and ) or 0.8 mm 0.8 mm
(for ) in size. In-house dummy dies ( and ) and
commercial diode dies (IXYS Corporation, Santa Clara, USA)
were used for the electroless nickel UBM deposition. The
Ni(P) UBM of samples and were deposited with the
conventional zincate process [7], [14], while the Ni(P) UBM
of sample was deposited with a simpler in-house developed
zincate-free process [17]. In this process, the wafer was etched
in a 10% peroxide/ammonia solution prior to an isopropyl
alcohol rinse and then the substrate was immersed directly
in electroless nickel bath. The nickel bath used was a com-
mercial solution Nimax SB provided by Canning U.K. (now
McDermid). The sample preparation conditions and related
information are summarized in Table I. The UBM deposition
time for samples and was 30 min, and for sample
was 26 min.
The UBM surface morphology was analyzed using a Hitachi
S-4000 scanning electron microscope (SEM), an attached
Princeton Gamma-Tech Energy dispersive x-ray (EDX) spec-
troscopy analysis system was used for the phosphorous content
analysis in Ni(P) UBM.
The Ni(P) UBM thickness and surface roughness was mea-
sured with a Tencor Alphastep 200 surface profilometer. The
thickness and roughness of each sample listed in Table II is the
average value for more than 20 measurements across the wafer.
The interface structures between different layers in the
studied samples were analysed through cross-section prepara-
tion in epoxy molds or via the focused ion beam (FIB) etching
method. Cross-sectioning involved mounting the samples
in cold setting clear epoxy; the cured assemblies were then
ground in a Metaserv 2000 grinder with sequentially more
finely graded SiC papers, and finally polished with 1- m and
0.5- m alumina suspensions, respectively.
A fei 200DE FIB apparatus was used for the focused ion beam
(FIB) etching of the Ni(P) UBM of sample and in a small
Fig. 1. Temperature profile for thermal cycling.
rectangular area for the observation of the Ni(P) UBM and the
Al metallization interface structure.
Solder bumps were prepared by reflowing eutectic Sn37Pb
solder foils over the Ni(P) UBM. The reflow was achieved in a
programmable SRO-702 IR oven under N atmosphere with the
peak temperature of 210 C. The achieved height for the solder
bumps was approximately 600 m (for samples and )
and 330 m (for sample ), respectively. No clean type Kester
RMA rosin flux was used during reflow for higher quality solder
bumps.
The thermal cycling test was conducted according to the tem-
perature profile of Fig. 1 with the high and low temperatures
being 125 C and 25 C, respectively. The transition time be-
tween the two temperatures is around 8–10 s.
The shear strength of solder bumps as-prepared and after var-
ious temperature cycling was measured and analysed. The mea-
surement was performed using a Royce System 552 Universal
bond tester at room temperature with a shear rate of 500 m/s.
The gap between silicon and the tip of the shear tool was about
50 m. For all the samples, 15 bumps were sheared for each test
condition, and an average solder bump shear strength was ob-
tained.
III. RESULTS AND DISCUSSION
A. Electroless Ni(P) UBM Preparation
The average UBM thickness and the phosphorous content of
the various samples are listed in Table II. It shows that the phos-
phorous content for each of the samples is different. The phos-
phorus content for substrates plated from the same bath and at
the same pH and temperature differs as a result of the plating
rate experienced by each of the samples. Sample deposits at
the lowest rate and has the highest P content. This is to be ex-
pected based on the information provided by the solution sup-
plier (Nimax SB, Technical Data Sheet 2543, Wm Canning,
Ltd., Birmingham, UK). The plating rate is influenced by the
substrate processing during aluminium deposition, subsequent
dielectric deposition, bond pad chemical treatment for cleans,
etchants, zincate treatment, and finally nickel deposition, etc.
The much thinner UBM of sample may be due to the Al pad
surface contamination. A thin layer of organic contamination
often exists on the aluminium pad surface for the as-received
commercial devices [18]. Such contamination was confirmed
by Fourier Transform Infrared Spectroscopy (FTIR) analysis
for sample . This organic contamination hinders the zinc seed
deposition and growth, and consequently affects (reduces) the
nickel nucleation and deposition rate [19].
Fig. 2 shows examples of typical cross-sectional optical im-
ages for as-plated large pad samples. The roughness for sample
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Fig. 2. Typical cross-sectional optical images for different samples: (a) sample
A; (b) sample B; and (c) sample C.
is approximately 0.8 m while that of sample and is
much lower, 0.3 m and 0.4 m, respectively. Results in [20] in-
dicated that the surface roughness of the Ni(P) UBM increased
with decreased phosphorous content. The Ni(P) had a hyper-
eutectic composition and the surface image was unclear with
a high phosphorous content ( 11 wt.% P). The UBM surface
image became clearer and the Ni(P) particle size increased with
a decrease of the phosphorous content. Such UBM surface mor-
phology is confirmed by samples (Fig. 3) and our recent
study [11]. However, the surface roughness measurement results
in this study do not show this trend. This is due to the different
surface conditions (commercial diode and dummy die) and dif-
ferent deposition methods (zincate and zincate-free) involved in
this study.
For sample , it can be observed that the UBM thickness
differs from one region to another as shown in Fig. 2(c), the
UBM being thicker in the left hand side. The Tencor thickness
Fig. 3. Surface morphology of the Ni(P) UBM for (a) sample A, (b) sample
B, and (c) sample C . The surface image of sample A is unclear, and the Ni(P)
particle size of samples B and C increases with decreasing of the phosphorous
content.
profile (Fig. 4) indicates an island UBM growth feature for this
sample. This suggests that the Ni(P) UBM has different deposi-
tion rates on different parts of the pad. The high UBM surface
roughness ( 0.4 m) is partially due to this nonuniform Ni(P)
thickness. Unlike the other samples, , was deposited with
the zincate-free process. This process can deposit uniform and
well adhered Ni(P) UBMs on small Al pads (40 m 40 m)
[17]. The nonuniform UBM deposition over the large pads,
1.45 mm 1.45 mm, of this process may be due to incomplete
protection of the aluminium pad after the peroxide etch and
CHEN et al.: PREPARATION AND TEMPERATURE CYCLING RELIABILITY OF ELECTROLESS NI(P) UNDER BUMP METALLIZATION 147
Fig. 4. Typical Ni(P) UBM height profile for sample C showing nonuniform
UBM thickness.
Fig. 5. Shear strength for solder bumps as-prepared and after various thermal
cycles.
before the nickel deposition. The initiation of electroless nickel
deposition will be impeded on certain areas of these large
bond pads where a reoxidation of the aluminium takes place
given that the aluminium is not protected with zinc as in the
zincate process. This result suggests that zincate-free process
which works well on small bond pads achieves less uniform
electroless nickel deposits on larger pads and less uniform
deposits than the alternative zincate process.
B. Larger Bond Pad Solder Bumps Thermal Cycling Reliability
and Failure Mechanisms
Solder bump shear strength of samples and after var-
ious thermal cycles (0, 100, 150, 300, and 500 cycles) is shown
in Fig. 5. The highest average solder bump shear strength before
temperature cycling of these samples was 2.24 kgf for sample
.
After thermal cycling, the shear strength for all samples
initially decreased dramatically then gradually. There were
three solder bump failure modes for these samples, i.e., solder
failure, cratering in the silicon and interface delamination be-
tween Ni(P) UBM and the underlying aluminium metallization.
Table III lists the prevalence of the solder bump failure modes.
During shear tests, if the shear force is higher than the solder
strength while the interface adhesion is higher than the net
interface strength, solder bumps will fail inside the solder;
however if the net interface stress is higher than the interface
adhesion, interface delamination will become a failure mode.
The net interface stress is the sum of the internal interface
stress and shear tool induced force during tests. The internal
interface stress includes the intrinsic and extrinsic stress [14],
[21]. Intrinsic stress is due to plating defects, such as, hy-
drogen, vacancies and micro-voids, etc. The defect reduction
induced in Ni(P) UBM densification introduces the intrinsic
tensile stress [15], [21], [22]. Extrinsic stress is caused by
thermo-mechanical stress due to temperature changes and the
TEC mismatch between the different layers [21], [23]. A two
dimensional ABACUS finite element analysis indicated that the
extrinsic stress in the studied samples was tensile under room
temperature.
Fig. 2(c) shows a typical cross-sectional optical image of
sample , the Ni(P) UBM delamination occurred in the thicker
part, but it was absent in the thinner region. The as-plated Ni(P)
UBM delamination occurred as the result of higher interface
stress than the interface adhesion force. The above phenomenon
indicates that the interface stress increases with the UBM thick-
ness. Many factors may affect the stress in the film, such as the
surface cleaning, substrate surface roughness, additives in the
plating solution and the film thickness, etc. [22], [24], [25]. It
is shown in the literature that the relation between stress and
thickness of the deposited thin film is complicated. The stress
reported may either decrease or increase with the thin film thick-
ness, or the trend may change after reaching a certain deposit
thickness [22], [24], [26].
A Ni(P) UBM thickness 5.8 m resulted in delamination
from the underlying Al metallization for sample . This
implies that the UBM thickness plays an important role in
the solder bump reliability and must be tightly controlled. For
sample , 30% of the as-prepared solder bump samples failed
via the interface delamination mode, and it became a main
failure mode after 100 thermal cycles and finally became the
only mode after 500 thermal cycles. In the reflowing process
for solder bump formation and the subsequent thermal aging
during thermal cycling, intermetallic compounds (IMCs) are
formed between the solder and Ni(P) UBM [7], which will
introduce tensile stress in the Ni(P) UBM [20]. In addition,
the repeated TEC mismatch induced thermomechanical stress
during thermal cycling also promotes the interface delamination,
thus it gradually becomes a main failure mode for this sample
after thermal cycling.
Sample failed inside the solder before thermal cycling.
However cratering in the underlying silicon became a main
failure mode after thermal cycling tests (see Table III). The alu-
minium metallization of this sample was severely etched by the
aggressive plating solution during the zincate process Fig. 6(a).
This rough interface promoted good adhesion between the
Ni(P) UBM and the underlying aluminium through mechanical
interlocking. There were numerous cracks in theas-plated
Ni(P) UBM of this sample, Fig. 3(b) shows such cracks in this
sample. No cracks were observed in the other samples. These
cracks were formed as the result of two factors, namely high
internal stress in the Ni(P) UBM and the excellent adhesion
between the Ni(P) UBM and Al metallization. The Ni(P)/Al
interface adhesion, i.e., higher adhesion strength resulting
148 IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, VOL. 30, NO. 1, MARCH 2007
TABLE III
STATISTICS FOR THE SOLDER BUMPS FAILURE MODES AND THEIR PERCENTILE PREVALENCE AFTER VARIOUS THERMAL CYCLES FOR THE FOUR TYPES SAMPLES
from the severely etching of the aluminium surface during the
zincate process prevented the interface delamination of sample
. Consequently solder bumps of sample did not fail via
the delamination mode. During thermal cycling, the high TEC
mismatch induced stress was repeatedly imposed on silicon
under the UBM and micro-cracks develop in the silicon as
shown in Fig. 7.
This image shows a cross-section of sample after different
thermal cycles. After 100 thermal cycles, cracks had developed
in the Si under the Ni(P) UBM around their edges. While after
500 thermal cycles, cracks even became continuous in some re-
gions of the underlying Si, such as shown in Fig. 7(b). Therefore
most of the bumps failed via a Si cratering mode under the shear
force during test (Table III).
Among the larger bond pad samples, i.e., samples
and , sample displayed the highest shear strength after
thermal cycling and it changed least after different numbers of
thermal cycles. Solder bumps of this sample failed only in the
solder before and at the early stage of thermal cycling. But after
150 thermal cycles, interface delamination similar to sample
started to become a failure mode, and its occurrence ratio
increased with increasing of the thermal cycles. This interface
delamination was again caused by the repeated TEC mismatch
induced thermal stress during thermal cycling. The phase
transformation induced stress due to the Ni(P) UBM/solder
IMCs formation [7], [20] would also increase the interface de-
lamination. These stresses promoted the expansion and merger
of micro-cracks along the interface, and reduced the interface
adhesion strength, which increased the tendency of interface
delamination during shear tests. As a result, some samples
failed through the interface delamination mode.
Due to the larger aluminium crystal size ( 400 nm) for
the commercial diode wafer pads of sample than that of
sample ( 80 nm) [27], the aluminium surface of sample
was not etched as severely as that of sample during the
zincate Ni(P) UBM deposition process [as shown in Fig. 6(b)].
The mechanical interlocking effect, which provided the high
interface adhesion, in the UBM/Al interface of sample was
not as strong as that of sample . For sample , where the
zincate-free process was less severe by comparison with the
zincate process, the Ni(P) UBM/Al interface of this samples
was also relatively smooth. Therefore the Ni(P) UBM/Al in-
terface adhesion for these two samples were lower than that of
sample . Consequently cracks would not develop in the Ni(P)
UBM even if there was high internal stress in it (for example, in
sample ) and cratering in silicon similar to samle was not
a failure mode for these two samples. Interface delamination
instead became a failure mode.
The relative higher solder bump shear strength and better
thermal cycling reliability for sample are most likely due
to its thinner UBM and thicker aluminium pad. As mentioned
previously, a thinner UBM introduces lower interface stress.
The thicker aluminium pads of the commercial wafer substrates
used in this study relieves part of the stress built in the Ni(P)
UBM. Consequently higher solder bump shear strength and
temperature cycling reliability were achieved for this sample.
However, the thinUBM ( 1.8 m)would induce other reliability
problems. Experimental results have indicated that the Ni(P)
UBM would be consumed by solder during reflow and high
temperature operation [7]. After thermal aging at 150 C for
1500 h, a Ni(P) UBM with a thickness of about 4.5 m
as-plated thinned to about 3.2 m in the eutectic Pb-free
Sn3.5Ag solder bump, and the remaining Ni(P) UBM turned
into a cracked P-rich Ni(P)-compound layer. This P-rich layer
would continue to be consumed by the solder under high
temperature operation [7]. In other words, the Ni(P) UBM
will thin and finally be consumed completely, leading to the
solder and aluminium having direct contact, at which point the
solder bumps will lose adhesion to the underlying aluminium
and cause open circuit failure for the device. Thus a thin
Ni(P) UBM, like that of sample , may induce reliability
problems for devices used at high operation temperature. This
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Fig. 6. Ni(P) UBM and the underlying Al metallization interface structure
shown with the FIB images: (a) sample B and (b) sample A.
is especially true for power devices. An appropriate Ni(P)
UBM thickness should be maintained.
C. Smaller Bond Pad Solder Bumps Thermal Cycling
Reliability
The cross-sectional optical image of the smaller pad sample,
, showed that its Ni(P) UBM adhered well to the underlying
aluminium, i.e., no Ni(P)/Al interface delamination. Actually
cross-sectional optical images showed that, even when the Ni(P)
UBM thickness was about 9 m, it still adhered well to the
underlying aluminium for a pad size of 0.8 mm 0.8 mm. A
thicker Ni(P) UBM (13 m or thicker) lifted off from the un-
derlying aluminium. These results confirm the earlier contention
that the interface stress between the Ni(P) UBM/Al interface in-
creases with UBM thickness.
As indicated earlier, the Ni(P) UBM for larger bond pads
(1.45 mm 1.45 mm) either lifted off from the underlying alu-
minium when its thickness was around 5.8 m (sample , with
low adhesion strength), or cracked when its thickness is around
4.8 m (sample , with high adhesion strength). Each situation
resulted in a lower thermal cycling reliability for solder bumps.
Fig. 7. Cross-sectional optical image of sampleB after various thermal cycles:
(a) After 100 cycles—close to the edge of solder bump and (b) After 500 cy-
cles—closer to the centre of solder bump as compared to (a). Sections not car-
ried out at the same location relative to the centre of the bump. Hence height of
bump on sections appears different.
But for smaller bond pads (0.8 mm 0.8 mm), a thicker Ni(P)
UBM (before reaching 9 m) did not lift off from the underlying
aluminium, nor were cracks observed in such UBM. Therefore
smaller pad appeared to induce lower stress in the Ni(P) UBM.
The solder bump shear strength of sample after various
thermal cycles is also shown in Fig. 5. The corresponding solder
bump failure modes are listed in Table III. Similar to samples
and , the as-prepared solder bumps failed only inside the
solder, and the shear strength was 2.53 kgf, which was higher
than any of the corresponding values for the larger pad samples
or . Examples of more strongly adhered deposits on
smaller bond pads have been given in the literature. In [8], Hutt
et al. achieved 5.8 kgf/mm for 580- m octagonal bond pads.
In [23] a value of 13 kgf/mm was achieved for 100- m square
pads.
After thermal cycling tests, the failure location of sample
was still mainly inside the solder. For some bumps partial Ni(P)
UBM/Al interface delamination was observed during shear
tests, i.e., part of the UBM broke and delaminated from the
underlying aluminium. These occurred mainly around bump
edges. As shown in Table III, the prevalence of this failure mode
increased with thermal cycling. This partial Ni(P) UBM/Al
interfacial delamination was again due to the interface stress
related to the solder bump structure, solder bump fabrication
process and IMCs formation induced phase change, as well
as the high strain caused by the shear tool during shear test
[14]. Furthermore, the repeated high thermo-mechanical stress
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during thermal cycling would introduce some micro-cracks
(micro-delamination) in the Ni(P) UBM/Al interface of this
sample. Such micro-cracks increased with the thermal cycling.
Consequently, this partial Ni(P) UBM/Al interface delamina-
tion occurred more easily during shear strength measurement
after high numbers of thermal cycles.
As shown in Table I, sample and were prepared with
the same conditions. Like sample , the Ni(P) UBM/Al inter-
face adhesion strength for sample is high. The partial silicon
cratering after 500 cycles was also the result of micro-crack for-
mation in silicon during cycling because of the high thermo-me-
chanical stress and good interface adhesion.
Although partial interface delamination, or partial silicon cra-
tering, occurred for sample during shear tests, no complete
interface delamination or cratering was observed. Fig. 5 indi-
cates that the solder bump shear strength of this sample is higher
than that of other samples after different thermal cycles. There-
fore sample , with smaller bond pads, is more reliable than
larger bond pad samples. Additionally, the UBM of sample
was as thick as 5.3 m, which could survive more than 1500-h
thermal aging at 150 C for both the eutectic Sn37Pb solder and
Pb-free eutectic Sn3.5Ag solder [7]. Given the increased adhe-
sion strength with decreasing pad area listed above it may be
expected that smaller bond pads with a constant Ni(P) UBM
thickness (for example, 5- m) will result in higher solder bump
reliability.
The results presented above indicate that multiple smaller
pads, rather than one larger pad, will be a more reliable solu-
tion for solder bump interconnections used for power electronic
packaging under high current applications. A detailed finite el-
ement modelling analysis for the interface stress with varying
UBM dimension and thickness may give useful information for
further solder bump structure optimization.
IV. CONCLUSION
Electroless nickel deposition on aluminium bond pads de-
pends not only on the zincate and electroless nickel plating con-
ditions but also on the aluminium substrate type and pretreat-
ment. The deposition rate is sensitive to many parameters in the
overall process. This work has confirmed that decreased deposi-
tion rate from a nickel bath operated at the constant pH and tem-
perature will result in higher phosphorus content in the UBM
deposit.
The Al pad dimension and Ni(P) UBM thickness affect the
interface stress in the Ni(P) UBM, which consequently affects
the solder bump shear strength and reliability, as well as the
solder bump failure modes during shear test. The UBM thick-
ness plays an important role in the solder bump reliability and
must be tightly controlled.
Stress in the electroless Ni(P) UBM increases with its thick-
ness and dimension. A thicker UBM increases the likelihood
of interface delamination or silicon cratering, and reduces the
solder bump shear strength. Upon reaching a certain UBM
thickness value, Ni(P) UBM/Al delamination or silicon cra-
tering will become the main failure mode after thermal cycling.
A smaller (0.8 mm 0.8 mm) bond pad results in better
solder bump shear strengths and higher thermal cycling reli-
ability. Multiple smaller bond pads are a better solution for
reliable solder bump interconnection in electronic packaging
for high current applications. UBM structure optimization is
necessary to satisfy reliable solder bump interconnection.
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